October 1986 Revised March 2000

# FAIRCHILD

SEMICONDUCTOR

# DM74AS574 Octal D-Type Edge-Triggered Flip-Flops with 3-STATE Outputs

#### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased HIGH-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74AS574 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.


#### Features

- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with DM74S374
- Improved AC performance over DM74S374 at approximately half the power
- 3-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout


## **Ordering Code:**

Order Number	Package Number	Package Description
DM74AS574WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

#### **Connection Diagram**







<u>19</u> 10

<u>18</u> 20

<u>17</u> 3Q

<u>16</u> 4Q

<u>15</u> 5Q

14 6Q

<u>13</u> 7Q

<u>12</u> 8Q

www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical $\theta_{JA}$	
N Package	52.0°C/W
M Package	70.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>ОН</sub>	HIGH Level Output Current				-15	mA
I <sub>OL</sub>	LOW Level Output Current				48	mA
fclk	Clock Frequency		0		80	MHz
t <sub>WCLK</sub>	Width of Clock Pulse HIGH		4			ns
		LOW	6			115
<sup>t</sup> su	Data Setup Time (Note 2)		4↑			ns
t <sub>H</sub>	Data Hold Time (Note 2)		2↑			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C


# **Electrical Characteristics**


Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5 V$ , $I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V$ , $V_{IL} = V_{IL}$ Max,		2.4	2.2		
	Output Voltage	I <sub>OH</sub> = Max			3.2		V
		$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V <sub>CC</sub> – 2			
V <sub>OL</sub>	LOW Level	$V_{CC} = 4.5V, V_{IH} = 2V,$			0.35	0.5	V
	Output Voltage	I <sub>OL</sub> = Max			0.35	0.5	
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
I <sub>O</sub> (Note 3)	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I <sub>OZH</sub>	OFF-State Output Current,	$V_{CC} = 5.5V, V_{IH} = 2V,$				50	
	HIGH Level Voltage Applied V <sub>O</sub> = 2.7V	V <sub>O</sub> = 2.7V				50	μA
I <sub>OZL</sub>	OFF-State Output Current,	$V_{CC} = 5.5V, V_{IH} = 2V,$				50	μΑ
	LOW Level Voltage Applied	$V_{0} = 0.4V$				-50	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V	Outputs HIGH		73	116	
		Outputs Open	Outputs LOW		85	134	mA
			Outputs Disabled		84	134	1

put conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I<sub>OS</sub>.

# DM74AS574

Max Maximum Clock Frequency V <sub>CC</sub> = 4.5V to 5.5V   IPLH Propagation Delay Time LOW-to-HIGH Level Output N   IPHL Propagation Delay Time HIGH-to-LOW Level Output N   IPHL Output Enable Time to HIGH Level Output N   IPZL Output Enable Time to LOW Level Output N   IPHZ Output Disable Time from HIGH Level Output N   IPHZ Output Disable Time from HIGH Level Output N   IPHZ Output Disable Time from HIGH Level Output N	over recon	nmended operating free air tempera	ature range					
Minor Propagation Delay Time RL = 500Ω   PPLH Clock Any Q 3 8   PHL Propagation Delay Time Clock Any Q 3 8   PHL Propagation Delay Time Clock Any Q 3 8   PHL Propagation Delay Time Clock Any Q 4 9   Propagation Delay Time HIGH-to-LOW Level Output Clock Any Q 4 9   Propagation Delay Time Output Enable Time Output Enable Time Any Q 2 6   Propagation Delay Time To LOW Level Output Any Q 3 10   Propagation Delay Time Output Disable Time Any Q 2 6   Propagation Delay Time From HIGH Level Output Any Q 2 6   Propagation Delay Time Output Disable Time Any Q 2 6   Propagation Delay Time Output Disable Time Any Q 2 6   Propagation Delay Time Output Disable Time Any Q 2 6   Propagation Delay Time Output Disable Time Any Q 2 6	Symbol	Parameter	Conditions	From	То	Min	Max	Units
LOW-to-HIGH Level Output   CL = 50 pF     IpHL   Propagation Delay Time HIGH-to-LOW Level Output     IpZH   Output Enable Time to HIGH Level Output     IpZL   Output Enable Time to LOW Level Output     IpHZ   Output Disable Time from HIGH Level Output	f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			80		MHz
HIGH-to-LOW Level Output   iPZH Output Enable Time to HIGH Level Output   ipZL Output Enable Time to LOW Level Output   update Output Disable Time from HIGH Level Output   iPZL Output Disable Time from HIGH Level Output   iPLZ Output Disable Time from HIGH Level Output	t <sub>PLH</sub>	1 0 9	-	Clock	Any Q	3	8	ns
View	t <sub>PHL</sub>			Clock	Any Q	4	9	ns
In the second	t <sub>PZH</sub>			Output Control	Any Q	2	6	ns
from HIGH Level Output Output Disable Time   Output Disable Time Output Control	t <sub>PZL</sub>			Output Control	Any Q	3	10	ns
Output Control Any Q 2 6	t <sub>PHZ</sub>		7	Output Control	Any Q	2	6	ns
	t <sub>PLZ</sub>	•		Output Control	Any Q	2	6	ns





www.fairchildsemi.com